This paper presents the quasi-ballistic electron transport of a symmetric double-gate (DG) nano-MOSFET with 10 nm gate length and implementation of logical NOT transistor circuit using this nano-MOSFET. Theoretical calculation and simulation using NanoMOS have been done to obtain parameters such as ballistic efficiency, backscattering mean free path, backscattering coefficient, critical length, thermal velocity, capacitances, resistance and drain current. NanoMOS is an on-line device simulator. Theoretical and simulated drain current per micro of width is closely matched. Transistor loaded NOT gate is simulated using WinSpice. Theoretical and simulated value of rise time, fall time, propagation delay and maximum signal frequency of logical NOT transistor level circuit is closely matched. Quasi-ballistic transport has been investigated in this paper since modern MOSFET devices operate between the drift-diffusion and ballistic regimes. This paper aims to enable modern semiconductor device engineers to become familiar with both approaches.
Introduction
In traditional semiconductor devices, carriers are frequently scattered from phonons, ionized impurities and surface roughness. In the traditional devices, the backscattering mean free path λ is much shorter than the device channel. So, drift-diffusion approach is used to describe the carrier transport. However, as devices downscale to nanometer regime, backscattering mean free path become comparable to transistor dimensions.
When the backscattering mean free path becomes much larger than the transistor channel length, scattering can be totally ignored. In this situation, a nano-MOSFET behaves like a vacuum tube. In practical devices, scatterings are unavoidable in semiconductor devices. Therefore, modern devices operate in quasi-ballistic mode which is between drift-diffusion and ballistic regimes. Put in other words, drift-diffusion theory is no longer strictly valid as well as ballistic treatment. Hence, modern device engineer must familiar with both approaches. Then, the nano-MOSFET studied in this paper is applied in implementing logical NOT transistor level circuit [1] 
Theory and Methodology
Silicon (Si) MOSFETs currently operate between the ballistic and diffusive limits; the scattering model provides a conceptual model for transport in this quasi-ballistic regime. In this scattering model, the most important scatterings occur in the low-field region near the beginning of the channel at source side. Carrier scattering in the channel reduces the current and can be described by ballistic efficiency. Scattering model predicts that the drain current is close to the ballistic limit under high drain bias than under low drain bias, and the on-state current in strong inversion is limited by a small portion of the channel near the source, that is the top region of sub-band potential barrier.
The double-gate (DG) nano-MOSFET structure used in NanoMOS simulation is shown in Figure 1 with simulation structural parameters listed in Table 1 . 
The ballistic efficiency B is given by
where electron mobility at ballistic transport in Silicon is 1200 µ = 
Since lower bound for 0.66 α = is used at diffusive transport and upper bound for 0.75 α = is used at ballistic transport, 0.705 α = is used at quasi-ballistic transport.
In studying the theoretical part of this paper, the following Fermi-Dirac integrals are used:
where
 is the average energy between source and drain in sub-band energy profile whereas i E is the energy level at the center of the device. Next, the following expression is used to analyze the drain current per micron of width:
After considering the ballistic efficiency B,
is the gate oxide capacitance per unit area
 is the average energy between source and drain in sub-band energy profile whereas i E is the energy level at the region around top of the potential barrier. This region limits on-state current because scatterings mostly occur in this region. In analyzing Equation (10) and Equation (11), the following Fermi-Dirac integrals are used:
The on-line current-voltage (I-V) simulation result of NanoMOS is compared with theoretical calculation using Equation (11) .
In order to calculate resistance R Load of nano-MOSFET at quasi-ballistic limit, uses
Since digital logic gates operate at linear portion of I-V curve. This R Load is used in analyzing rise time of transistor loaded NOT gate circuit. On the other hand, the following expression is used to obtain on-state channel resistance R channel at on-state which is used in fall time analysis.
( ) channel at on-state Since the nano-MOSFET operates at quasi-ballistic condition:
Capacitance per unit area 8. In order to analyze the NanoMOS simulation result of Figure 5 , Equation (10) and Equation (11) are needed. Take V DS = 0.60 V.
Then, by using Equation (10) 87.3% closely matched. In Figure 5 , drain current in saturation region is sloping because electron scattering is considered in Figure 5 and at high drain bias, scattering model in nano-MOSFET exhibits drain current closer to the ballistic limit than under low drain bias.
At region above threshold, the Fermi-Dirac integrals in Equation (11) can be simplified to exponential terms as in equation below.
( )
Sub-band potential at drain side is lower by 
After analysis, Equation (19) and Equation (20) both has the same value.
2182.16 μA/μm
To implement transistor level NOT gate circuit as in Figure 2 , the nano-MOSFET should operate in the linear region which is the region for digital logic operation. From Figure 5 , linear region is from V DS = 0.00 V until 0.20 V. Use Equation (11) to calculate the drain current at this linear region and then apply Equation (17) to calculate R Load at quasi-ballistic limit. From Equation (11) 
Conclusion
Modern MOSFET semiconductor devices operate in quasi-ballistic transport. Quasiballistic transport is the carrier transport between drift-diffusion and ballistic regimes. Theoretical calculations and simulation results about this transport have been done in this paper and this paper shows that theoretical calculation values and simulation results are closely matched. Logic NOT circuit level has been implemented using nano-MOSFET and correct logical operation has been achieved.
